

# XM20C64

### 8K x 8

# High Speed AUTOSTORE<sup>™</sup> NOVRAM

#### FEATURES

- High Speed: t<sub>AA</sub> = 55ns
- NO Batteries!!
- Low Power CMOS
- AUTOSTORE<sup>™</sup> NOVRAM
   —Automatically Stores RAM data to E<sup>2</sup>PROM upon Power-fail Detection
- Open Drain AUTOSTORE Output Pin —Provides Interrupt or Status Information —Linkable to System Reset Circuitry
- Auto Recall
  - —Automatically Recalls E<sup>2</sup>PROM Data During Power-on
- Fully Decoded Module
- Full Military Temperature Range — -55°C to +125°C
- High Reliability

   Endurance: 1,000,000 Nonvolatile Store Cycles
   Data Retention: 100 Years
- ESD Protection —≥2KV All Pins
- Also Available in 66 Pin PUMA Package


#### FUNCTIONAL DIAGRAM

### DESCRIPTION

The XM20C64 is a high speed nonvolatile RAM Module. It is comprised of four Xicor X20C16 high speed NOVRAMs, a high speed decoder and decoupling capacitors mounted on a co-fired multilayered Ceramic substrate. The XM20C64 is configured 8K x 8 and is fully decoded. The module is a 28-lead DIP conforming to the industry standard pinout for SRAMs.

The XM20C64 fully supports the AUTOSTORE feature, providing hands-off automatic storing of RAM data into E<sup>2</sup>PROM when  $V_{CC}$  falls below the AUTOSTORE threshold.

The XM20C64 is a highly reliable memory component, supporting unlimited writes to RAM, a minimum 1,000,000 store cycles and a minimum 100 year data retention.



AUTOSTORE™ NOVRAM is a trademark of Xicor, Inc.

#### PIN CONFIGURATION

#### PIN DESCRIPTIONS

#### Addresses (A<sub>0</sub>-A<sub>12</sub>)

The address inputs select an 8-bit memory location during read and write operations.

### Chip Enable (CE)

The chip enable input must be LOW to enable all read, write and user requested nonvolatile operations.

### Output Enable (OE)

During normal RAM operations  $\overline{OE}$  controls the data output buffers. If a hardware nonvolatile operation is selected ( $\overline{NE} = \overline{CE} = LOW$ ) and  $\overline{OE}$  strobes LOW, a recall operation will be initiated.

 $\overline{\text{OE}}$  LOW will always disable a STORE operation regardless of the state of  $\overline{\text{NE}}$ ,  $\overline{\text{WE}}$ , and  $\overline{\text{CE}}$  so long as the internal transfer has not commenced.

#### Write Enable (WE)

During normal RAM operations  $\overline{WE} = \overline{CE} = LOW$  will cause data to be written to the RAM address pointed to by the A<sub>0</sub>-A<sub>12</sub> inputs.

#### Nonvolatile Enable (NE)

The nonvolatile input controls the transfer of data from the E<sup>2</sup>PROM array to the RAM array, when strobed LOW in conjunction with  $\overline{CE} = \overline{OE} = LOW$ .

#### Data In/Data Out (I/O<sub>0</sub>-I/O<sub>7</sub>)

Data is written to or read from the X20C64 through the I/O pins. The I/O pins are placed in the high impedance state when either  $\overline{CE}$  or  $\overline{OE}$  is HIGH or when  $\overline{NE}$  is LOW.

#### AUTOSTORE Output (AS)

 $\overline{\text{AS}}$  is an open-drain output. When it is asserted (driving LOW) it indicates V<sub>CC</sub> has fallen below the AUTOSTORE threshold and an internal store operation has been initiated. Because  $\overline{\text{AS}}$  is an open drain output it may be wire-ORed with multiple open drain outputs and used as an interrupt input to a microprocessor.

#### **DEVICE OPERATION**

NOVRAM operations are identical to those of a standard SRAM. When  $\overline{OE}$  and  $\overline{CE}$  are asserted data is presented at the I/Os from the address location pointed to by the A<sub>0</sub>-A<sub>12</sub> inputs.

RAM write operations are initiated and the address input is latched by the HIGH to LOW transition of  $\overline{CE}$  or  $\overline{WE}$ , whichever occurs last. Data is latched on the rising edge of either  $\overline{CE}$  or  $\overline{WE}$ , whichever occurs first.

An array recall, E<sup>2</sup>PROM data transferred to RAM, is initiated whenever  $\overline{OE} = \overline{NE} = \overline{CE} = LOW$ . A recall is also performed automatically upon power-up.

#### **Command Sequence Operations**

The X20C64 employs a version of the industry standard Software Data Protection (SDP). The end user can select various options for transferring data from RAM into the E<sup>2</sup>PROM array.

All command sequences are comprised of three specific data/address write operations performed with  $\overline{\text{NE}}$  LOW. A Store operation can be directly selected by issuing a Store command. The user may also enable and disable the AUTOSTORE function through the software data protection sequence. Refer to Table 1 below for a complete description of the command sequence.

#### **Operational Notes**

The X20C64 should be viewed as a subsystem when writing software for the various store operations. The module contains four discrete components each needing to be set to the required state individually. The two high order address bits ( $A_{11}$  and  $A_{12}$ ) select only one of the four components.

#### **TABLE 1**

Step	Operation	A <sub>0</sub> -A <sub>10</sub> *	Data Pattern
1	Write	555	AA
2	Write	2AA	55
3	Write	555	Command
τ			3874 PGM T11

\* It should be noted, the high order addresses should remain stable during the operations. It should also be noted that these commands are not global, that is only one device on the module will be affected by each command operation.

#### **Command Sequence Timing Limits**

**TABLE 2** 


Command	Function		
CC[H]	Enable Autostore		
CD[H]	Disable Autostore		
33[H] Store Operation			
3874 PGM T			

3874 PGM T12.2

		Lin	Limits		
Symbol	Parameter	Min.	Max.	Units	
t <sub>STO</sub>	Store Time		5	ms	
t <sub>SP</sub>	Command Write Pulse Width	50		ns	
t <sub>SPH</sub>	Inter Command Delay	55		ns	
	amand Sequence timings must conform to the standar	d write timing requirement		3874 PGM T0 <sup>2</sup>	

Note: All Write Command Sequence timings must conform to the standard write timing requirements.

**Command Sequence** 



#### **ABSOLUTE MAXIMUM RATINGS\***

Temperature Under Bias	–65°C to +125°C
Storage Temperature	–65°C to +125°C
Voltage on any Pin with	
Respect to V <sub>SS</sub>	–1V to +7V
Lead Temperature	
(Soldering, 10 seconds)	300°C

#### **\*COMMENT**

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the module. This is a stress rating only and the functional operation of the module at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect module reliability.

#### **RECOMMENDED OPERATING CONDITIONS**

Temperature	Min.	Max.	Supply Voltage	Limits
Military	–55°C	+125°C	XM20C64	5V ±10%
L		3874 PGM T06		3874 PGM T07

**D.C. OPERATING CHARACTERISTICS** (Over recommended operating conditions unless otherwise specified.)

			Limits		
Symbol	Parameter	Min.	Max.	Units	Test Conditions
I <sub>CC1</sub>	V <sub>CC</sub> Active Current		100	mA	$\label{eq:new_interm} \begin{array}{l} \overline{NE} = \overline{WE} + V_{IH}, \ \overline{CE} = \overline{OE} = V_{IL}, \\ \mbox{Address Inputs} = TTL Inputs @ \ f = 20 \mbox{MHz} \\ \mbox{All I/Os} = \mbox{Open} \end{array}$
I <sub>CC2</sub>	V <sub>CC</sub> Active Current (AUTOSTORE)		10	mA	All Inputs = V <sub>IH,</sub> All I/Os = Open
I <sub>SB</sub>	V <sub>CC</sub> Standby Current		1.5	mA	All Inputs = V <sub>CC</sub> –0.3V All I/Os = Open
ILI	Input Leakage Current		10	μA	$V_{IN} = V_{SS}$ to $V_{CC}$
I <sub>LO</sub>	Output Leakage Current		10	μA	$V_{IN} = V_{SS}$ to $V_{CC}$ , $\overline{CE} = V_{IH}$
$V_{IL}^{(1)}$	Input LOW Voltage	-0.5	0.8	V	
$V_{IH}^{(1)}$	Input HIGH Voltage	2	V <sub>CC</sub> + 0.5	V	
V <sub>OL</sub>	Output LOW Voltage		0.4	V	I <sub>OL</sub> = 5mA
V <sub>OLAS</sub>	AUTOSTORE Output Voltage		0.4	V	I <sub>OLAS</sub> = 1mA
V <sub>OH</sub>	Output HIGH Voltage	2.4		V	$I_{OH} = -4mA$
			•		3874 PGM T08.2

#### **POWER-UP TIMING**

Parameter	Max.	Units
Power-Up (V <sub>CC</sub> Min.) to RAM Operation	500	μs
Power-Up (V <sub>CC</sub> Min.) to Store Operation	5	ms
	Power-Up (V <sub>CC</sub> Min.) to RAM Operation	Power-Up (V <sub>CC</sub> Min.) to RAM Operation 500

3874 PGM T09

#### $\label{eq:capacitance} \textbf{CAPACITANCE} \hspace{0.2cm} \textbf{T}_{A} = +25^{\circ} C, \hspace{0.2cm} \textbf{f} = 1 \\ M \\ Hz, \hspace{0.2cm} \textbf{V}_{CC} = 5 \\ V. \end{array}$

Symbol	Test	Max.	Units	Conditions
C <sub>I/O</sub> (2)	Input/Output Capacitance	40	pF	$V_{I/O} = 0V$
C <sub>IN</sub> <sup>(2)</sup>	Input Capacitance	24	pF	$V_{IN} = 0V$
				3874 PGM T10.1

**Notes:** (1) V<sub>IL</sub> min. and V<sub>IH</sub> max. are for reference only and are not tested.


(2) This parameter is periodically sampled and not 100% tested.

## XM20C64

A.C. CHARACTERISTICS (Over the recommended operating conditions unless otherwise specified) Read Cycle Limits

		Lin	Limits			
Symbol	Parameter	Min.	Max.	Units		
t <sub>RC</sub>	Read Cycle Time	55		ns		
t <sub>CE</sub>	Chip Enable Access Time		55	ns		
t <sub>AA</sub>	Address Access Time		55	ns		
t <sub>OE</sub>	Output Enable Access Time		30	ns		
t <sub>LZ</sub> (3)	CE Low to Output in Low Z	0		ns		
t <sub>OLZ</sub> (3)	OE Low to Output in Low Z	0		ns		
t <sub>HZ</sub> <sup>(3)</sup>	CE High to Output in Low Z	0	25	ns		
t <sub>OHZ</sub> <sup>(3)</sup>	OE High to Output in Low Z	0	25	ns		
t <sub>OH</sub>	Output Hold	0		ns		
· · · ·				3874 PGM T03		

#### Read Cycle Timing Diagram



Note: (3)  $t_{LZ}$  min.,  $t_{HZ}$  min.,  $t_{OLZ}$  min., and  $t_{OHZ}$  min. are periodically sampled and not 100% tested.  $t_{HZ}$  max. and  $t_{OHZ}$  max. are measured from the point when  $\overline{CE}$  or  $\overline{OE}$  return high (whichever occurs first) to the time when the outputs are no longer driven.

CE	WE	NE	ŌĒ	Mode	I/O State	Power
Н	Х	Х	Х	Module Not Selected	High Z	Standby
L	Н	Н	L	Read RAM Active Data Output		Active
L	L	Н	Х	Write RAM	Data Input	Active
L	L	L	Н	Issue Software Command	Data Input	Active
L	Н	Н	Н	Output Disabled	High Z	Active
L	Н	L	L	Hardware Array Recall	High Z	Active
L	Н	L	Н	No Operation	High Z	Active
L	L	L	L	Not Allowed	High Z	Active
						3874 PGN

#### **MODE SELECTION**


3874 PGM T04.1

## XM20C64

### Write Cycle Limits

		Lin		
Symbol	Parameter	Min.	Max.	Units
t <sub>WC</sub>	Write Cycle time	55		ns
t <sub>WP</sub>	WE Pulse Width	40		ns
t <sub>CW</sub>	CE Pulse Width	40		ns
t <sub>AS</sub>	Address Setup	0		ns
t <sub>DS</sub>	Data Setup	25		ns
t <sub>DH</sub>	Data Hold	0		ns
t <sub>OW</sub>	Output Active from End of Write		5	ns
t <sub>WR</sub>	End of Write to Read	0		ns
I			1	3874 PGM T02

Write Cycle Timing Diagram




#### **Array Recall Timing**

		Lir	nits	
Symbol	Parameter	Min.	Max.	Units
t <sub>RCC</sub>	Array Recall Time		10	μs
t <sub>RCP</sub>	Recall Strobe Pulse Width	50		ns
t <sub>RWE</sub>	Delay From $\overline{WE}$ HIGH to Recall	0		ns


3874 PGM T05.1

Note: The recall sequence must be repeated for each memory component individually. This is accomplished by sequencing through the Array Recall Cycle with all four combinations of  $A_{11}$ , and  $A_{12}$ .

#### Array Recall Cycle



#### EQUIVALENT TEST LOAD CIRCUIT




#### SYMBOL TABLE


WAVEFORM	INPUTS	OUTPUTS
	Must be steady	Will be steady
	May change from LOW to HIGH	Will change from LOW to HIGH
	May change from HIGH to LOW	Will change from HIGH to LOW
	Don't Care: Changes Allowed	Changing: State Not Known
	N/A	Center Line is High Impedance

## XM20C64P

#### **PIN CONFIGURATION**




#### **PACKAGING INFORMATION**



#### PACKAGING INFORMATION






NOTES:

1. ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)

2. DIMENSIONS WITH NO TOLERANCE FOR REFERENCE ONLY

NOTES

#### ORDERING INFORMATION XM20C64: 2K X 8 CMOS NOVRAM Memory Module



#### LIMITED WARRANTY

Devices sold by Xicor, Inc. are covered by the warranty and patent indemnification provisions appearing in its Terms of Sale only. Xicor, Inc. makes no warranty, express, statutory, implied, or by description regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. Xicor, Inc. makes no warranty of merchantability or fitness for any purpose. Xicor, Inc. reserves the right to discontinue production and change specifications and prices at any time and without notice.

Xicor, Inc. assumes no responsibility for the use of any circuitry other than circuitry embodied in a Xicor, Inc. product. No other circuits, patents, licenses are implied.

#### U.S. PATENTS

Xicor products are covered by one or more of the following U.S. Patents: 4,263,664; 4,274,012; 4,300,212; 4,314,265; 4,326,134; 4,393,481; 4,404,475; 4,450,402; 4,486,769; 4,488,060; 4,520,461; 4,533,846; 4,599,706; 4,617,652; 4,668,932; 4,752,912; 4,829, 482; 4,874, 967; 4,883, 976. Foreign patents and additional patents pending.

#### LIFE RELATED POLICY

In situations where semiconductor component failure may endanger life, system designers using this product should design the system with appropriate error detection and correction, redundancy and back-up features to prevent such an occurrence.

Xicor's products are not authorized for use in critical components in life support devices or systems.

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.